Verilog Half Adder Code
`timescale 1ns / 1ps
module HA(
input A,
input B,
output Cout,
output S
);
assign Cout = A & B;
assign S = A ^ B;
endmodule
'Study' 카테고리의 다른 글
| Verilog Dsp7Seg.v Code (0) | 2019.05.26 |
|---|---|
| Verilog Full Adder Code (0) | 2019.05.26 |
| Verilog Add 4 Bit Code (0) | 2019.05.26 |
| Verilog Lab_4_Bit_Adder Code (0) | 2019.05.26 |
| 면접은 암기다? (0) | 2019.03.01 |